1. Paton, S.; Di Giandomenico, A.; Hernandez, L.; Wiesbauer, A.; Potscher, T.; Clara, M. "A 70-mW 300-MHz CMOS continuous-time ΣΔ ADC with 15-MHz bandwidth and 11 bits of resolution" IEEE Journal of Solid-State Circuits, Vol. 39(7), pp:1056-1063, July 2004 Enlace
2. Paton, Susana; Sanchez-Renedo, Manuel; Hemandez, Luis; Prefasi, Enrique; Wiesbauer, Andreas; Di Giandomenico, Antonio; Segundo, David San; "Design of Cascaded Continuous-Time Sigma-Delta Modulators" Special session at 13th IEEE International Conference on Electronics, Circuits and Systems, 2006. ICECS '06. pp. 50-53, 10-13 Dec. 2006 Enlace
3. Sanchez-Renedo, M.; Paton, S. "Interstage network to control overload in cascaded continuous-time ΣΔ modulators", Electronics Letters, Vol. 43(12), pp. 664-665, June 2007 Enlace
4. Corporales, L.H.; Prefasi, E.; Pun, E.; Paton, S. "A 1.2-MHz 10-bit Continuous-Time Sigma–Delta ADC Using a Time Encoding Quantizer" IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 56(1), pp. 16-20, Jan. 2009 Enlace
5. Hernandez, L.; Pun, E.; Prefasi, E.; Paton, S., "Continuous time sigma-delta modulator based on binary weighted charge balance" Electronics Letters, Vol. 45(9), pp. 458-460, April 2009 Enlace